4VHC4051 8-Channel, 74VHC4052 Dual 4-Channel 4VHC4053 Triple 2-Channel Analog Multiplexers



74VHC4051 8-Channel Analog Multiplexer 74VHC4052 Dual 4-Channel Analog Multiplexer 74VHC4053 Triple 2-Channel Analog Multiplexer

General Description

These multiplexers are digitally controlled analog switches implemented in advanced silicon-gate CMOS technology. These switches have low "on" resistance and low "off" leakages. They are bidirectional switches, thus any analog input may be used as an output and vice-versa. Also these switches contain linearization circuitry which lowers the on resistance and increases switch linearity. These devices allow control of up to $\pm 6V$ (peak) analog signals with digital control signals of 0 to 6V. Three supply pins are provided for V_{CC}, ground, and V_{FF}. This enables the connection of 0-5V logic signals when V_{CC} =5V and an analog input range of \pm 5V when V_{EE}=5V. All three devices also have an inhibit control which when high will disable all switches to their off state. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to V_{CC} and around.

74VHC4051: This device connects together the outputs of 8 switches, thus achieving an 8 channel Multiplexer. The binary code placed on the A, B, and C select lines determines which one of the eight switches is "on", and connects one of the eight inputs to the common output.

74VHC4052: This device connects together the outputs of 4 switches in two sets, thus achieving a pair of 4-channel

multiplexers. The binary code placed on the A, and B select lines determine which switch in each 4 channel section is "on", connecting one of the four inputs in each section to its common output. This enables the implementation of a 4-channel differential multiplexer.

74VHC4053: This device contains 6 switches whose outputs are connected together in pairs, thus implementing a triple 2 channel multiplexer, or the equivalent of 3 single-pole-double throw configurations. Each of the A, B, or C select lines independently controls one pair of switches, selecting one of the two switches to be "on".

Features

- Wide analog input voltage range: ±6V
- Low "on" resistance: 50 typ. $(V_{CC}-V_{EE}=4.5V)$

30 typ. $(V_{CC}-V_{EE}=9V)$


- \blacksquare Logic level translation to enable 5V logic with $\pm\,5V$ analog signals
- \blacksquare Low quiescent current: 80 μA maximum
- Matched Switch characteristic
- Pin and function compatible with the 74HC4051/ 4052/4053

Commercial	Package Number	Package Description				
74VHC4051M	M16A	16-Lead Molded JEDEC SOIC (0.150" Wide)				
74VHC4051WM	M16B	16-Lead Molded JEDEC SOIC (0.300" Wide)				
74VHC4051N	N16E	16-Lead Molded DIP				
74VHC4052M	M16A	16-Lead Molded JEDEC SOIC (0.150" Wide)				
74VHC4052WM	M16B	16-Lead Molded JEDEC SOIC (0.300" Wide)				
74VHC4052N	N16E	16-Lead Molded DIP				
74VHC4053M	M16A	16-Lead Molded JEDEC SOIC (0.150" Wide)				
74VHC4053WM	M16B	16-Lead Molded JEDEC SOIC (0.300" Wide)				
74VHC4053N	N16E	16-Lead Molded DIP				


Note: Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams


Pin Assignments for SOIC and PDIP



Top View



Top View



Top View

Truth Tables

'4051


	Input							
Inh	С	В	Α	Channel				
Н	Х	X	Х	None				
L	L	L	L	Y0				
L	L	L	Н	Y1				
L	L	Н	L	Y2				
L	L	Н	Н	Y3				
L	Н	L	L	Y4				
L	Н	L	Н	Y5				
L	Н	Н	L	Y6				
L	Н	Н	Н	Y7				

'4052

	Inputs		"ON" Channels					
Inh	В	Α	A X					
Н	Х	Х	None	None				
L	L	L	0X	0Y				
L	L	Н	1X	1Y				
L	Н	L	2X	2Y				
L	Н	Н	3X	3Y				

'4053

	Inp	ut		"ON" Channels				
Inh	С	В	Α	С	b	а		
Н	Х	Χ	Х	None	None	None		
L	L	L	L	CX	BX	AX		
L	L	L	Н	CX	BX	AY		
L	L	Н	L	CX	BY	AX		
L	L	Н	Н	CX	BY	AY		
L	Н	L	L	CY	BX	AX		
L	Н	L	Н	CY	BX	AY		
L	Н	Н	L	CY	BY	AX		
L	Н	Н	Н	CY	BY	AY		



Absolute Maximum R	atings (Notes 1 & 2)
Supply Voltage (V _{CC})	-0.5 to $+7.5$ V
Supply Voltage (V _{EE})	+0.5 to -7.5 V
Control Input Voltage (VIN)	-1.5 to $V_{CC} + 1.5V$
Switch I/O Voltage (V _{IO})	$V_{\mbox{\footnotesize EE}}\!-\!0.5$ to $V_{\mbox{\footnotesize CC}}\!+\!0.5V$
Clamp Diode Current (I _{IK} , I _{OK})	\pm 20 mA
Output Current, per pin (IOUT)	\pm 25 mA
V_{CC} or GND Current, per pin (I_{CC})	\pm 50 mA
Storage Temperature Range (T _{STG})	-65°C to $+150$ °C
Power Dissipation (P _D) (Note 3) S.O. Package only Lead Temp. (T _L) (Soldering 10 seco	600 mW 500 mW nds) 260°C

Operating Condition	ions		
	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
Supply Voltage (V _{EE})	0	-6	V
DC Input or Output Voltage (V _{IN} , V _{OUT})	0	V_{CC}	V
Operating Temp. Range (T _A) 74VHC	-40	+85	°C
Input Rise or Fall Times (t_r, t_f)	V _{CC} =2.0V V _{CC} =4.5V V _{CC} =6.0V	1000 500 400	ns ns ns

DC Electrical Characteristics (Note 4)

Symbol	Paramete	r	Conditions	V _{EE}	v _{cc}		T _A = 25°C	74VHC T _A = -40 to 85°C	Units
						Тур	Guarante	ed Limits	
V _{IH}	Minimum High Level Input Voltage				2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	\ \ \ \
V _{IL}	Maximum Low Level Input Voltage				2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	V V V
R _{ON}	Maximum "ON" Res (Note 5)	istance	$\begin{split} &V_{INH}\!=\!V_{IL},I_S\!=\!2.0\text{ mA}\\ &V_{IS}\!=\!V_{CC}\text{ to }V_{EE}\\ &(\textit{Figure 1})\\ &V_{INH}\!=\!V_{IL},I_S\!=\!2.0\text{ mA} \end{split}$	GND -4.5V -6.0V GND	2.0V	40 30 20	160 120 100 230	200 150 125 280	Ω Ω Ω
			V _{IS} = V _{CC} or V _{EE} (Figure 1)	GND -4.5V -6.0V	4.5V 4.5V 6.0V	40 20 15	110 90 80	140 120 100	Ω Ω
R _{ON}	Maximum "ON" Resistance Matching		$V_{CTL} = V_{IL}$ $V_{IS} = V_{CC}$ to GND	GND -4.5V -6.0V	4.5V 4.5V 6.0V	10 5 5	20 10 10	25 15 12	Ω Ω Ω
I _N	Maximum Control Input Current		V _{IN} =V _{CC} or GND V _{CC} =2-6V				±.05	±0.5	μΑ
Icc	Maximum Quiescent Supply Current		$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	GND -6.0V	6.0V 6.0V		4 8	40 80	μA μA
I _{IZ}	Maximum Switch "O Leakage Current (Switch Input)	FF"	V _{OS} =V _{CC} or V _{EE} V _{IS} =V _{EE} or V _{CC} V _{INH} =V _{IH} (Figure 2)	GND -6.0V	6.0V 6.0V		±60 ±100	±300 ±500	nA nA
I _{IZ}	Maximum Switch "ON" Leakage Current	VHC4051	$V_{IS} = V_{CC}$ to V_{EE} $V_{INH} = V_{IL}$ (Figure 3)	GND -6.0V	6.0V 6.0V		±0.1 ±0.2	± 1.0 ± 2.0	μA μA
		VHC4052	$V_{IS} = V_{CC}$ to V_{EE} $V_{INH} = V_{IL}$ (Figure 3)	GND -6.0V	6.0V 6.0V		±0.050 ±0.1	± 0.5 ± 1.0	μA μA
		VHC4053	V _{IS} = V _{CC} to V _{EE} V _{INH} = V _{IL} (Figure 3)	GND -6.0V	6.0V 6.0V		±0.05 ±0.5	±0.5 ±0.5	μA μA

DC Electrical Characteristics (Note 4) (Continued)

Symbol	Parameter		Conditions	V _{EE}	EE VCC		T _A =25°C	$\begin{array}{c} \text{74VHC} \\ \text{T}_{\text{A}}\!=\!-40 \text{ to } 85^{\circ}\text{C} \end{array}$	Units
I _{IZ} Maximum Switch					Тур	Guarante	ed Limits		
l _{IZ}	Maximum Switch "OFF" Leakage	VHC4051	V _{OS} =V _{CC} or V _{EE} V _{IS} =V _{EE} or V _{CC}	GND -6.0V	6.0V 6.0V		±0.1 ±0.2	± 1.0 ± 2.0	μA μA
	Current (Common		$V_{INH} = V_{IH}$						
	Pin)	\/IIIO4050	V _{OS} =V _{CC} or V _{EE}	GND	6.0V		±0.05	±0.5	μΑ
		VHC4052	$V_{IS} = V_{EE}$ or V_{CC} $V_{INH} = V_{IH}$	-6.0V	6.0V		±0.1	±1.0	μΑ
		\#\IQ 4050	V _{OS} =V _{CC} or V _{EE}	GND	6.0V		±0.05	±0.5	μΑ
		VHC4053	V _{IS} =V _{EE} or V _{CC} V _{INH} =V _{IH}	-6.0V	6.0V		±0.05	±0.5	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C.

Note 4: For a power supply of 5V \pm 10% the worst case on resistances (R_{ON}) occurs for VHC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current occur for CMOS at the higher voltage and so the 5.5V values should be used.

Note 5: At supply voltages (V_{CC}–V_{EE}) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.

Note 6: Adjust 0 dB for $f=1\ kHz$ (Null R1/R $_{\mbox{ON}}$ Attenuation).

AC Electrical Characteristics V_{CC}=2.0V-6.0V, V_{EE}=0V-6V, C_L=50 pF (unless otherwise specified)


Symbol	Parameter	Conditions		V _{EE}	v _{cc}	T _A = 25°C		74VHC T _A = -40 to 85°C	Units
					!	Тур	Guarante	ed Limits	
t _{PHL} , t _{PLH}	Maximum Propagation			GND	3.3V	25	35	40	ns
	Delay Switch In to		ı	GND	4.5V	5	12	15	ns
I	Out		ı	-4.5V	4.5V	4	8	12	ns
				-6.0V	6.0V	3	7	11	ns
t _{PZL} , t _{PZH}	Maximum Switch Turn	$R_L = 1 k\Omega$		GND	3.3V	92	200	250	ns
1 == 1 =	"ON" Delay	_	ı	GND	4.5V		69	87	ns
I			ı	-4.5V	4.5V	16	46	58	ns
	!		l	-6.0V	6.0V	15	41	51	ns
t _{PHZ} , t _{PLZ}	Maximum Switch Turn			GND	3.3V	65	170	210	ns
	"OFF" Delay		ı	GND	4.5V	28	58	73	ns
	· '	†	ı	-4.5V	4.5V	18	37	46	ns
	!		l	-6.0V	6.0V	16	32	41	ns
f _{MAX}	Minimum Switch Frequency Response 20 log (V _I /V _O) = 3 dB			GND -4.5V	4.5V 4.5V	30 35			MHz MHz
	Control to Switch Feedthrough Noise		$V_{IS} = 4 V_{PP}$ $V_{IS} = 8 V_{PP}$		4.5V 4.5V	1080 250			mV mV
	Crosstalk between any Two Switches		V _{IS} =4 V _{PP} V _{IS} =8 V _{PP}	0V -4.5V	4.5 4.5V	-52 -50			dB dB
	Switch OFF Signal Feedthrough Isolation		10 11	0V -4.5V	4.5V 4.5V	-42 -44			dB dB
THD	Sinewave Harmonic Distortion		V _{IS} =4 V _{PP} V _{IS} =8 V _{PP}	0V -4.5V					% %

AC Electrical Characteristics

 V_{CC} =2.0V-6.0V, V_{EE} =0V-6V, C_L =50 pF (unless otherwise specified) (Continued)

Symbol	Parameter	Conditions V _{EE}	v _{cc}	T _A =25°C		74VHC T _A = -40 to 85°C	Units	
					Тур	Guarante	ed Limits	
C _{IN}	Maximum Control Input Capacitance				5	10	10	pF
C _{IN}	Maximum Switch Input Capacitance	Input 4051 Common 4052 Common 4053 Common			15 90 45 30			pF
C _{IN}	Maximum Feedthrough Capacitance				5			pF

AC Test Circuits and Switching Time Waveforms






FIGURE 2. "OFF" Channel Leakage Current

TL/F/11674-6

FIGURE 1. "ON" Resistance




FIGURE 3. "ON" Channel Leakage Current

AC Test Circuits and Switching Time Waveforms (Continued)




FIGURE 4. t_{PHL} , t_{PLH} Propagation Delay Time Signal Input to Signal Output




FIGURE 5. $t_{\mbox{\scriptsize PZL}}, t_{\mbox{\scriptsize PLZ}}$ Propagation Delay Time Control to Signal Output

TL/F/11674-8

TL/F/11674-9




FIGURE 6. t_{PZH}, t_{PHZ} Propagation Delay TIme Control to Signal Output




FIGURE 7. Crosstalk: Control Input to Signal Output

AC Test Circuits and Switching Time Waveforms (Continued)





FIGURE 8. Crosstalk Between Any Two Switches

TL/F/11674-11

Typical Performance Characteristics




Special Considerations


In certain applications the external load-resistor current may include both V_{CC} and signal line components. To avoid drawing V_{CC} current when switch current flows into the analog switch pins, the voltage drop across the switch must not exceed 1.2V (calculated from the ON resistance).

Ordering Information

The device number is used to form part of a simplified purchasing code, where the package type and temperature range are defined as follows:


TL/F/11674-15





16-Lead (0.300" Wide) Molded Small Outline Package, JEDEC Ordering Number 74VHC4051WM, 74VHC4052WM or 74VHC4053WM NS Package Number M16B

Physical Dimensions inches (millimeters) (Continued)



16-Lead (0.300" Wide) Molded Dual-In-Line Package Order Number 74VHC4051N, 74VHC4052N or 74VHC4053N NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408